 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PDU1016H 4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1016H) FEATURES * * * * * GND 1 2 32 31 GND OUT data 3 (R) delay devices, inc. PACKAGES N/C N/C OUT GND ENB N/C N/C N/C GND ENB N/C IN 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 N/C A2 A1 VEE A0 N/C N/C N/C VEE A3 N/C N/C Digitally programmable in 16 delay steps Monotonic delay-versus-address variation Precise and stable delays Input & outputs fully 10KH-ECL interfaced & buffered Fits 32-pin DIP socket ENB A0 VEE GND IN 7 8 9 11 26 25 24 A1 A2 GND PDU1016H-xxC4 SMD PDU1016H-xxMC4 Mil SMD PDU1016H-xx DIP PDU1016H-xxM Mil DIP A3 VEE 15 16 FUNCTIONAL DESCRIPTION The PDU1016H-series device is a 4-bit digitally programmable delay line. The delay, TDA, from the input pin (IN) to the output pin (OUT) depends on the address code (A3-A0) according to the following formula: TDA = TD0 + TINC * A PIN DESCRIPTIONS IN OUT A0-A3 ENB VEE GND Signal Input Signal Output Address Bits Output Enable -5 Volts Ground where A is the address code, TINC is the incremental delay of the device, and TD0 is the inherent delay of the device. The incremental delay is specified by the dash number of the device and can range from 0.5ns through 100ns, inclusively. The enable pin (ENB) is held LOW during normal operation. When this signal is brought HIGH, OUT is forced into a LOW state. The address is not latched and must remain asserted during normal operation. SERIES SPECIFICATIONS * * * * * * * * Total programmed delay tolerance: 5% or 1ns, whichever is greater Inherent delay (TD0): 5.5ns typical for dash numbers up to 5, greater for larger #'s Setup time and propagation delay: Address to input setup (TAIS): 3.6ns Disable to output delay (TDISO): 1.7ns typical Operating temperature: 0 to 70 C Temperature coefficient: 100PPM/C (excludes TD0) Supply voltage VEE: -5VDC 5% Power Dissipation: 615mw typical (no load) Minimum pulse width: 20% of total delay DASH NUMBER SPECIFICATIONS Part Number PDU1016H-.5 PDU1016H-1 PDU1016H-2 PDU1016H-3 PDU1016H-4 PDU1016H-5 PDU1016H-6 PDU1016H-8 PDU1016H-10 PDU1016H-15 PDU1016H-20 PDU1016H-25 PDU1016H-30 PDU1016H-40 PDU1016H-50 PDU1016H-60 PDU1016H-80 PDU1016H-100 Incremental Delay Per Step (ns) 0.5 0.3 1.0 0.5 2.0 0.5 3.0 1.0 4.0 1.0 5.0 1.0 6.0 1.0 8.0 1.0 10.0 1.5 15.0 1.5 20.0 2.0 25.0 2.5 30.0 3.0 40.0 4.0 50.0 5.0 60.0 6.0 80.0 8.0 100.0 10.0 Total Delay (ns) 7.5 1.0 15 1.0 30 1.5 45 2.2 60 3.0 75 3.7 90 4.5 120 6.0 150 7.5 225 11.2 300 15.0 375 18.8 450 22.5 600 30.0 750 37.5 900 45.0 1200 60.0 1500 75.0 NOTE: Any dash number between .5 and 100 not shown is also available. (c) 2001 Data Delay Devices Doc #97044 11/1/01 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 1 PDU1016H APPLICATION NOTES ADDRESS UPDATE The PDU1016H is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1. After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, TOAX, is required before the address lines can change. This time is given by the following relation: TOAX = max { (Ai - A i-1) * TINC , 0 } where A i-1 and Ai are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required TOAX has elapsed. A similar situation occurs when using the ENB signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the ENB signal high and the IN signal low for a time given by: TDISH = Ai * TINC Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required TDISH has elapsed. INPUT RESTRICTIONS There are three types of restrictions on input pulse width and period listed in the AC Characteristics table. The recommended conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The suggested conditions are those for which signals will propagate through the unit without significant distortion. The absolute conditions are those for which the unit will produce some type of output for a given input. When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements. Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses. A3-A0 TAENS ENB TENIS IN TDA OUT A i-1 TOAX TAIS Ai PWIN TDISH PWOUT TDISO Figure 1: Timing Diagram Doc #97044 11/1/01 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 2 PDU1016H DEVICE SPECIFICATIONS TABLE 1: AC CHARACTERISTICS PARAMETER SYMBOL MIN Total Programmable Delay TDT Inherent Delay TD0 Disable to Output Low Delay TDISO Address to Enable Setup Time TAENS 1.0 Address to Input Setup Time TAIS 3.6 Enable to Input Setup Time TENIS 3.6 Output to Address Change TOAX See Text Disable Hold Time TDISH See Text Absolute PERIN 16 Input Period Suggested PERIN 40 Recommended PERIN 200 Absolute PWIN 8 Input Pulse Width Suggested PWIN 20 Recommended PWIN 100 * Greater for dash numbers larger than 5 TYP 15 5.5 1.7 UNITS TINC ns* ns ns ns ns % of TDT % of TDT % of TDT % of TDT % of TDT % of TDT TABLE 2: ABSOLUTE MAXIMUM RATINGS PARAMETER DC Supply Voltage Input Pin Voltage Storage Temperature Lead Temperature SYMBOL VEE VIN TSTRG TLEAD MIN -7.0 VEE - 0.3 -55 MAX 0.3 0.3 150 300 UNITS V V C C NOTES 10 sec TABLE 3: DC ELECTRICAL CHARACTERISTICS (0C to 75C) PARAMETER High Level Output Voltage Low Level Output Voltage High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current SYMBOL VOH VOL VIH VIL IIH IIL MIN -1.020 -1.950 -1.480 475 0.5 TYP MAX -0.735 -1.600 -1.070 UNITS V V V V A A NOTES VIH = MAX,50 to -2V VIL = MIN, 50 to -2V VIH = MAX VIL = MIN Doc #97044 11/1/01 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 3 PDU1016H PACKAGE DIMENSIONS 32 31 26 25 24 .400 TYP. 12 7 8 9 11 15 16 1.650 TYP. .020 .320 TYP. MAX. .150 .030 .100 .600 .700 .800 1.000 1.400 1.500 .018 TYP. .012 TYP. .300 TYP. .075 PDU1016H-xx (Commercial DIP) PDU1016H-xxM (Military DIP) .020 TYP. .040 TYP. .010.002 24 23 22 21 20 19 18 17 16 15 14 13 .710 .590 .00 MAX. 5 1 2 3 4 5 6 7 8 9 10 11 12 .882 .00 5 .007 .00 5 .090 1.100 1.280.020 .100 .320 MAX. .050 .01 0 PDU1016H-xxC4 (Commercial SMD) PDU1016H-xxMC4 (Military SMD) Doc #97044 11/1/01 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 4 PDU1016H DELAY LINE AUTOMATED TESTING TEST CONDITIONS INPUT: o o Ambient Temperature: 25 C 3 C Supply Voltage (Vcc): -5.0V 0.1V Input Pulse: Standard 10KH ECL levels Source Impedance: 50 Max. Rise/Fall Time: 2.0 ns Max. (measured between 20% and 80%) Pulse Width: PWIN = 1.5 x Total Delay Period: PERIN = 10 x Total Delay OUTPUT: Load: Cload: Threshold: 50 to -2V 5pf 10% (VOH + VOL) / 2 (Rising & Falling) NOTE: The above conditions are for test only and do not in any way restrict the operation of the device. REF PULSE GENERATOR OUT TRIG IN DEVICE UNDER TEST (DUT) OUT IN TRIG OSCILLOSCOPE ADDRESS SELECT Test Setup PERIN PWIN TRISE INPUT SIGNAL 80% 50% 20% TFALL VIH 80% 50% 20% VIL DFALL DRISE OUTPUT SIGNAL VOH 50% 50% VOL Timing Diagram For Testing Doc #97044 11/1/01 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 5 |
Price & Availability of PDU1016H-8MC4
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |